2018International Journal of Integrated EngineeringOpen access

A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method

Lee Shing Jie

Open full text 3 citations

Abstract

The 2x2 multiplier circuit was designed by using four AND gates and two 13T hybrid full adders as shown in Figure 1.Four input voltages of 1V are used for input A1, A0, B1 and B0.The two 13T HFAs are drove by the output produced by AND gate.13T HFA is chosen instead of half adder due to the specialty of 13T design.

Open-access reader

About this research paper

What this paper is about

The 2x2 multiplier circuit was designed by using four AND gates and two 13T hybrid full adders as shown in Figure 1.Four input voltages of 1V are used for input A1, A0, B1 and B0.The two 13T HFAs are drove by the output produced by AND gate.13T HFA is chosen instead of half adder due to the specialty of 13T design.

Why it matters

OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The 2x2 multiplier circuit was designed by using four AND gates and two 13T hybrid full adders as shown in Figure 1.Four input voltages of 1V are used for input A1, A0, B1 and B0.The two 13T HFAs are drove by the output produced by AND gate.13T HFA is chosen instead of half adder due to the specialty of 13T design.

Key concepts: Adder, Multiplier (economics), Arithmetic, Bit (key), Serial binary adder, Mathematics, Computer science, Materials science

Related papers

Back to paper searchBrowse research topicsOriginal source
A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method — Research Paper | ScholarLens