A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method
Lee Shing Jie
Abstract
Open-access reader
Lee Shing Jie
Abstract
Open-access reader
The 2x2 multiplier circuit was designed by using four AND gates and two 13T hybrid full adders as shown in Figure 1.Four input voltages of 1V are used for input A1, A0, B1 and B0.The two 13T HFAs are drove by the output produced by AND gate.13T HFA is chosen instead of half adder due to the specialty of 13T design.
OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The 2x2 multiplier circuit was designed by using four AND gates and two 13T hybrid full adders as shown in Figure 1.Four input voltages of 1V are used for input A1, A0, B1 and B0.The two 13T HFAs are drove by the output produced by AND gate.13T HFA is chosen instead of half adder due to the specialty of 13T design.
Key concepts: Adder, Multiplier (economics), Arithmetic, Bit (key), Serial binary adder, Mathematics, Computer science, Materials science