2017•Unpublished venueRequires access

Differential double tail dynamic CMOS voltage comparator

Priyesh P. Gandhi, Niranjan M. Devashrayee

Open publisher page 6 citations

Abstract

This paper presents a new differential double tail high-performance dynamic comparator suitable for low-voltage low-power applications. Authors have proposed novel architecture of dynamic voltage comparator which is differential and double tail and verified the architecture by simulation in 180nm technology with ±0.9V supply. The proposed comparator has very wide dynamic range, low offset, low propagation delay with less power dissipation as compared to other architectures.

About this research paper

What this paper is about

This paper presents a new differential double tail high-performance dynamic comparator suitable for low-voltage low-power applications. Authors have proposed novel architecture of dynamic voltage comparator which is differential and double tail and verified the architecture by simulation in 180nm technology with ±0.9V supply. The proposed comparator has very wide dynamic range, low offset, low propagation delay with less power dissipation as compared to other architectures.

Why it matters

OpenAlex reports 6 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper presents a new differential double tail high-performance dynamic comparator suitable for low-voltage low-power applications. Authors have proposed novel architecture of dynamic voltage comparator which is differential and double tail and verified the architecture by simulation in 180nm technology with ±0.9V supply. The proposed comparator has very wide dynamic range, low offset, low propagation delay with less power dissipation as compared to other architectures.

Key concepts: Comparator, Input offset voltage, Comparator applications, CMOS, Offset (computer science), Computer science, Electronic engineering, Voltage

Related papers

Back to paper searchBrowse research topicsOriginal source
Differential double tail dynamic CMOS voltage comparator — Research Paper | ScholarLens