An 800 mA load current LDO with wide input voltage range
Jiaqi Yin, Shengming Huang, Quanzhen Duan, Yaping Cheng
Abstract
Jiaqi Yin, Shengming Huang, Quanzhen Duan, Yaping Cheng
Abstract
A low-dropout regulator (LDO) with 800 mA load current with wide range input voltage is designed and proposed in this paper. The designed LDO includes two cascaded LDOs. The first one uses a p-type of DMOS power transistor to convert a wide input voltage (3.9 to 20 V) to a stable output voltage of 3 V, which provides a supply voltage for other circuits. The second LDO is designed to achieve a large load current by utilizing a high current driving capability of NPN power transistor. To achieve a high slewing rate, both PMOS and NMOS input-pair amplifiers with a push-pull output stage are adopted. Through the Kelvin connection of external resistors, the output voltage can be adjusted to a different value. The typical output voltage is 2.5 V in this study, and the simulation results show that the designed LDO has good transient response. The measurements demonstrate the output voltage of 2.5 V is stable with a 15μF output capacitor when an input voltage from 3.9 V to 20 V is applied. With a full output load range from 0 to 800 mA, the proposed LDO obtains a line regulation of 0.5093 mV/V and a load regulation of 0.046 mV/mA. The total active chip size is approximately 1.42 mm2with 20V/0.25μm CMOS process.
OpenAlex reports 27 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A low-dropout regulator (LDO) with 800 mA load current with wide range input voltage is designed and proposed in this paper. The designed LDO includes two cascaded LDOs. The first one uses a p-type of DMOS power transistor to convert a wide input voltage (3.9 to 20 V) to a stable output voltage of 3 V, which provides a supply voltage for other circuits. The second LDO is designed to achieve a large load current by utilizing a high current driving capability of NPN power transistor. To achieve a high slewing rate, both PMOS and NMOS input-pair amplifiers with a push-pull output stage are adopted. Through the Kelvin connection of external resistors, the output voltage can be adjusted to a different value. The typical output voltage is 2.5 V in this study, and the simulation results show that the designed LDO has good transient response. The measurements demonstrate the output voltage of 2.5 V is stable with a 15μF output capacitor when an input voltage from 3.9 V to 20 V is applied. With a full output load range from 0 to 800 mA, the proposed LDO obtains a line regulation of 0.5093 mV/V and a load regulation of 0.046 mV/mA. The total active chip size is approximately 1.42 mm2with 20V/0.25μm CMOS process.
Key concepts: Low-dropout regulator, Dropout voltage, NMOS logic, Resistor, PMOS logic, Electrical engineering, Line regulation, Voltage