ScholarLens Back to search
2017•Future Generation Computer SystemsRequires access

Multi-level spatial and temporal tiling for efficient HPC stencil computation on many-core processors with large shared caches

Charles Yount, Alejandro Durán, Josh Tobin

Open publisher page 15 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

OpenAlex reports 15 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Stencil, Computer science, Parallel computing, Memory bandwidth, Cache, Bandwidth (computing), Xeon, Computational science

Related papers

Related paper 1Related paper 2
Back to paper searchBrowse research topicsOriginal source
Multi-level spatial and temporal tiling for efficient HPC stencil computation on many-core processors with large shared caches — Research Paper | ScholarLens