Silicon tunnel FET with average subthreshold slope of 55mV/dec at low drain currents
K. Narimani, S. Glass, Torsten Rieger, P. Bernardy, Nils von den Driesch, S. Mantl, Qing‐Tai Zhao
Abstract
K. Narimani, S. Glass, Torsten Rieger, P. Bernardy, Nils von den Driesch, S. Mantl, Qing‐Tai Zhao
Abstract
In this paper we present a silicon tunnel FET based on line-tunneling to achieve better subthreshold performance. It is shown that the device achieves Ion/Ioffratio of 5×104considering Ion(Von= VIoff-0.5V) = 0.8×10-8μA/μm and an average SS of 55mV/dec over two orders of magnitude of Id. Furthermore, the analog figures of merit have been calculated and show that the transconductance efficiency gm/Idbeats the MOSFET performance at lower currents.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper we present a silicon tunnel FET based on line-tunneling to achieve better subthreshold performance. It is shown that the device achieves Ion/Ioffratio of 5×104considering Ion(Von= VIoff-0.5V) = 0.8×10-8μA/μm and an average SS of 55mV/dec over two orders of magnitude of Id. Furthermore, the analog figures of merit have been calculated and show that the transconductance efficiency gm/Idbeats the MOSFET performance at lower currents.
Key concepts: Computer science, Algorithm, Physics