A Survey on Single and Double Edge-Triggered Flip-Flops to Design Scan Flip-Flop Cell
D. Satya Valibaba, S. Sivanantham
Abstract
D. Satya Valibaba, S. Sivanantham
Abstract
This paper elucidates about different topologies of both SET&DET flip-flops and investigated under estimation of performance metrics like Power consumption, delay (D-Q), Area, Transistor Count, Number of Clocked Transistors, PDP and EDP extensively. Based on this survey a new low power, less area occupied, high performance Pulsed scan flip-flop cell is proposed.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper elucidates about different topologies of both SET&DET flip-flops and investigated under estimation of performance metrics like Power consumption, delay (D-Q), Area, Transistor Count, Number of Clocked Transistors, PDP and EDP extensively. Based on this survey a new low power, less area occupied, high performance Pulsed scan flip-flop cell is proposed.
Key concepts: Flip-flop, Flip, FLOPS, Transistor count, Transistor, Power consumption, Electronic engineering, Power (physics)