ScholarLens Back to search
2017•Microelectronics JournalRequires access

A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR

Byeong-Gi Jang, Abbas Syed Hayder, Sung-Han Do, SungHun Cho, Dongsoo Lee, YoungGun Pu, Keum Cheol Hwang, Youngoo Yang, Kang‐Yoon Lee

Open publisher page 1 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Effective number of bits, Successive approximation ADC, Flash ADC, CMOS, 12-bit, Flash (photography), Bit (key), Capacitance

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR — Research Paper | ScholarLens