2016PCIM Europe 2016; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management; Proceedings ofRequires access

Gate Drive Strategies of SiC Cascodes

Xueqing Li, Hao Chi Zhang, Anup Bhalla

Open publisher page 3 citations

Abstract

The USCi SiC cascode is a composite power switch formed by series-connecting a high-voltage normally-on SiC JFET and a low-voltage Si MOSFET. The SiC cascode has more complex switching processes than a standalone MOSFET or JFET. The low voltage Si MOSFET may be driven into avalanche breakdown during turn-off process and the resonant tank formed by the parasitic inductances of the bond wires and capacitances of MOSFET and JFET may cause large oscillations. All of these issues must be carefully considered in the design to ensure reliable and stable operation of the SiC cascode. These issues can be mitigated or even eliminated by using proper gate drive approach. This work will discuss the impact of the different gate drive strategies on the SiC cascode switching performance.

About this research paper

What this paper is about

The USCi SiC cascode is a composite power switch formed by series-connecting a high-voltage normally-on SiC JFET and a low-voltage Si MOSFET. The SiC cascode has more complex switching processes than a standalone MOSFET or JFET. The low voltage Si MOSFET may be driven into avalanche breakdown during turn-off process and the resonant tank formed by the parasitic inductances of the bond wires and capacitances of MOSFET and JFET may cause large oscillations. All of these issues must be carefully considered in the design to ensure reliable and stable operation of the SiC cascode. These issues can be mitigated or even eliminated by using proper gate drive approach. This work will discuss the impact of the different gate drive strategies on the SiC cascode switching performance.

Why it matters

OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The USCi SiC cascode is a composite power switch formed by series-connecting a high-voltage normally-on SiC JFET and a low-voltage Si MOSFET. The SiC cascode has more complex switching processes than a standalone MOSFET or JFET. The low voltage Si MOSFET may be driven into avalanche breakdown during turn-off process and the resonant tank formed by the parasitic inductances of the bond wires and capacitances of MOSFET and JFET may cause large oscillations. All of these issues must be carefully considered in the design to ensure reliable and stable operation of the SiC cascode. These issues can be mitigated or even eliminated by using proper gate drive approach. This work will discuss the impact of the different gate drive strategies on the SiC cascode switching performance.

Key concepts: Cascode, JFET, MOSFET, Electrical engineering, Materials science, Voltage, Power MOSFET, Silicon carbide

Related papers

Back to paper searchBrowse research topicsOriginal source
Gate Drive Strategies of SiC Cascodes — Research Paper | ScholarLens