A microarchitecture of clustered superscalar processor
Yang Bing, Mao Zhigang, Gan Chuhui
Abstract
Yang Bing, Mao Zhigang, Gan Chuhui
Abstract
Superscalar processor requires many of high ports and large on-chip structures to extract ILP in applications. And those components are often laid on the critical path, consume huge power and limit the scalability of superscalar. Clustered microarchitecture is an attractive alternative to large monolithic superscalar designs due to their potential for dealing with many problems faced in modern microprocessor design. In this paper, a microarchitecture of clustered superscalar processor with distributed rename, issue, registerfile, execute, and commit logic is proposed and described in detail.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Superscalar processor requires many of high ports and large on-chip structures to extract ILP in applications. And those components are often laid on the critical path, consume huge power and limit the scalability of superscalar. Clustered microarchitecture is an attractive alternative to large monolithic superscalar designs due to their potential for dealing with many problems faced in modern microprocessor design. In this paper, a microarchitecture of clustered superscalar processor with distributed rename, issue, registerfile, execute, and commit logic is proposed and described in detail.
Key concepts: Superscalar, Microarchitecture, Computer science, Commit, Pipeline burst cache, Microprocessor, Parallel computing, Scalability