Design of color night vision system based on Nios II
Xuesong Chen, Xu Wang, Jun Hu, Hou Zhen-Long, Feng Chun-ji
Abstract
Xuesong Chen, Xu Wang, Jun Hu, Hou Zhen-Long, Feng Chun-ji
Abstract
The design to Altera's FPGA chips EP2C35F484C8 Cyclone ┚ series as the core development platform, design and implement of a hardware circuit, Introduced a development platform for the design of each circuit module. The hardware platform combined with Altera's Nios ┚ processor enables analog video signal acquisition, processing, video transmission and recovery. Experimental results show that the system low power consumption, gray image processing is better color, real-time strong.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The design to Altera's FPGA chips EP2C35F484C8 Cyclone ┚ series as the core development platform, design and implement of a hardware circuit, Introduced a development platform for the design of each circuit module. The hardware platform combined with Altera's Nios ┚ processor enables analog video signal acquisition, processing, video transmission and recovery. Experimental results show that the system low power consumption, gray image processing is better color, real-time strong.
Key concepts: Field-programmable gate array, Computer science, Nios II, Computer hardware, Embedded system, Cyclone (programming language), Power consumption, Power (physics)