The Graphics Processing Unit
Tomas Akenine-Möller, Eric Haines, Naty Hoffman
Abstract
Tomas Akenine-Möller, Eric Haines, Naty Hoffman
Abstract
Historically, hardware graphics acceleration has started at the end of the pipeline, first performing rasterization of a triangle’s scanlines. Successive generations of hardware have then worked back up the pipeline, to the point where some higher level application-stage algorithms are being committed to the hardware accelerator. Dedicated hardware’s only advantage over software is speed, but speed is critical.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Historically, hardware graphics acceleration has started at the end of the pipeline, first performing rasterization of a triangle’s scanlines. Successive generations of hardware have then worked back up the pipeline, to the point where some higher level application-stage algorithms are being committed to the hardware accelerator. Dedicated hardware’s only advantage over software is speed, but speed is critical.
Key concepts: Graphics, Computer graphics (images), Unit (ring theory), Computer science, Psychology, Mathematics education