Development of TFET 0.13 μm standard cell library for ultra-low power applications
Fang Gao, Jipan Huang, Hongying Chen, Xin’an Wang
Abstract
Fang Gao, Jipan Huang, Hongying Chen, Xin’an Wang
Abstract
Wearable medical devices and smart meters usually need low standby power consumption and ultra-low operating voltage, the shortcoming of traditional CMOS shutoff feature due to sub-threshold swing, limit the size narrowing. TFET devices exhibit ideal static power characteristics in recent research. This paper discusses the design of TFET standard cell library use 0.13-μm CMOS technology and a complete library establishment framework is proposed. The library contains different drive strength logic cells and timing cells to support the whole digital circuit design, as well as library models include power, timing characteristic in formations. The design rules of TFET standard cell is set to meet the requirements of CMOS. The simulation results of performance comparison between our TFET standard cell library and CMOS standard cell library using a 65-order FIR filter show that our library obtains a dynamic power saving of 43.86% and a static power reduction of 97.70%.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Wearable medical devices and smart meters usually need low standby power consumption and ultra-low operating voltage, the shortcoming of traditional CMOS shutoff feature due to sub-threshold swing, limit the size narrowing. TFET devices exhibit ideal static power characteristics in recent research. This paper discusses the design of TFET standard cell library use 0.13-μm CMOS technology and a complete library establishment framework is proposed. The library contains different drive strength logic cells and timing cells to support the whole digital circuit design, as well as library models include power, timing characteristic in formations. The design rules of TFET standard cell is set to meet the requirements of CMOS. The simulation results of performance comparison between our TFET standard cell library and CMOS standard cell library using a 65-order FIR filter show that our library obtains a dynamic power saving of 43.86% and a static power reduction of 97.70%.
Key concepts: Standard cell, CMOS, Standby power, Low-power electronics, Ultra low power, Computer science, Embedded system, Swing