Intel® Xeon Phi coprocessor (codename Knights Corner)
George Chrysos
Abstract
George Chrysos
Abstract
This article consists of a collection of slides from the author's conference presentation on Intel's Xeon Phi (Knights Corner] coprocessor. Some of the specific topics discussed include: the special features and applications supported by Xeon Phi; Intel's integrated core architecture; coprocessor system specifications and architecture; memory management; media streaming capabilities; and system performance evaluations.
OpenAlex reports 90 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This article consists of a collection of slides from the author's conference presentation on Intel's Xeon Phi (Knights Corner] coprocessor. Some of the specific topics discussed include: the special features and applications supported by Xeon Phi; Intel's integrated core architecture; coprocessor system specifications and architecture; memory management; media streaming capabilities; and system performance evaluations.
Key concepts: Coprocessor, Xeon Phi, Computer science, Xeon, Architecture, Parallel computing, Operating system, Embedded system