2012•Unpublished venueRequires access

Rail to Rail Operational Amplifier for Sample & Hold Circuit in Pipeline ADC

Shamsher Malik

Abstract

The papers presents a 1V rail to rail operational amplifier that has been used as a unity gain buffer in the sample and hold circuit for 1V 10 bit 1Msps pipeline ADC in 0.18µm technology. An open loop architecture is chosen for the implementation of sample and hold circuit. The transmission gate switch is used in the sample and hold circuit for reducing the effect of channel charge injection and clock feed through. Also, the transmission gate switch offers a low resistance as compared to pMOS or nMOS switches switches. The sample and hold circuit speed up to 1Msps has been achieved.

About this research paper

What this paper is about

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Sample and hold, NMOS logic, PMOS logic, Operational amplifier, Electrical engineering, Pipeline (software), Amplifier, Sample (material)