The Design and Implementation of the FPGA Based SoC Prototyping Verification
Asic System
Abstract
Asic System
Abstract
The FPGA based prototyping verification is an efficient way in SoC design,it can not only accelerate the development of SoC,decrease the development cost of SoC application system,but also increase the successs rate of the tape-out.This article mainly describes the design and implementation of the FPGA based SoC prototyping verification,then analyzes the problems that exist in the FPGA based verification process and finally provides some solutions to address these problems.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The FPGA based prototyping verification is an efficient way in SoC design,it can not only accelerate the development of SoC,decrease the development cost of SoC application system,but also increase the successs rate of the tape-out.This article mainly describes the design and implementation of the FPGA based SoC prototyping verification,then analyzes the problems that exist in the FPGA based verification process and finally provides some solutions to address these problems.
Key concepts: Field-programmable gate array, FPGA prototype, Embedded system, Computer science, Rapid prototyping, Process (computing), System on a chip, Computer architecture