2007Journal of Civil Aviation University of ChinaRequires access

Design of FFT Processor Based on FPGA

Qian Gao

Open publisher page 0 citations

Abstract

This paper analyses and discusses the structure of fast Fourier transform(FFT).Based on the operational characteristics of FFT it proposes a new implementation method of FFT in field programmable gate array(FPGA).It employs radix-2 algorithm and cell structure design.The computation cell applies the combination of pipeline and parallel architecture and the high speed is gained.The receiver block applies the structure of ping-pang RAM which expands the system throughput.It verifies the correctness of this scheme that time-series analysis result of MAX+plusⅡ is same as simulating result of Matlab.The combination of FPGA and FFT increases the handling speed of FFT processors and expands in the field of application.

About this research paper

What this paper is about

This paper analyses and discusses the structure of fast Fourier transform(FFT).Based on the operational characteristics of FFT it proposes a new implementation method of FFT in field programmable gate array(FPGA).It employs radix-2 algorithm and cell structure design.The computation cell applies the combination of pipeline and parallel architecture and the high speed is gained.The receiver block applies the structure of ping-pang RAM which expands the system throughput.It verifies the correctness of this scheme that time-series analysis result of MAX+plusⅡ is same as simulating result of Matlab.The combination of FPGA and FFT increases the handling speed of FFT processors and expands in the field of application.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper analyses and discusses the structure of fast Fourier transform(FFT).Based on the operational characteristics of FFT it proposes a new implementation method of FFT in field programmable gate array(FPGA).It employs radix-2 algorithm and cell structure design.The computation cell applies the combination of pipeline and parallel architecture and the high speed is gained.The receiver block applies the structure of ping-pang RAM which expands the system throughput.It verifies the correctness of this scheme that time-series analysis result of MAX+plusⅡ is same as simulating result of Matlab.The combination of FPGA and FFT increases the handling speed of FFT processors and expands in the field of application.

Key concepts: Fast Fourier transform, Field-programmable gate array, Computer science, Pipeline (software), Prime-factor FFT algorithm, Split-radix FFT algorithm, MATLAB, Parallel computing

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of FFT Processor Based on FPGA — Research Paper | ScholarLens