Design and Implementation of a High-Speed Multi-Channel Data Acquisition System
Teng Long
Abstract
Teng Long
Abstract
A data acquisition system (DAS) to implement high-speed, real-time and multi-channel data acquisition and store is presented. The control of the system is implemented by the combination of complex programable logic device (CPLD) and digital signal processing (DSP), the bulk buffer of the system is implemented by the combination of CPLD, DSP, and synchronous dynamic random access memory (SDRAM), and the data transfer is implemented by the combination of DSP, first in first out (FIFO), universal serial bus (USB) and USB hub. The system could not only work independently in single-channel mode, but also implement high-speed real-time multi-channel data acquisition system (MCDAS) by the combination of multiple single-channels. The sampling rate and data storage capacity of each channel could reach up to 100 million sampling per second and 256?MB respectively.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A data acquisition system (DAS) to implement high-speed, real-time and multi-channel data acquisition and store is presented. The control of the system is implemented by the combination of complex programable logic device (CPLD) and digital signal processing (DSP), the bulk buffer of the system is implemented by the combination of CPLD, DSP, and synchronous dynamic random access memory (SDRAM), and the data transfer is implemented by the combination of DSP, first in first out (FIFO), universal serial bus (USB) and USB hub. The system could not only work independently in single-channel mode, but also implement high-speed real-time multi-channel data acquisition system (MCDAS) by the combination of multiple single-channels. The sampling rate and data storage capacity of each channel could reach up to 100 million sampling per second and 256?MB respectively.
Key concepts: Complex programmable logic device, FIFO (computing and electronics), Computer hardware, USB, Digital signal processing, Computer science, Data acquisition, Channel (broadcasting)