Design of Asynchronous Sequential Logic Circuit Based on Design of Clock Signal
Lu Hong
Abstract
Lu Hong
Abstract
The article introduces the design of asynchronous sequential logic circuit based on design of clock signal. According to the state transition regulation of the circuit, it only designs the clock signal for each flip-flop in the circuit and makes it realizes the logic function demanded. This method aviods looking for the circuit's state and excitation functions.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The article introduces the design of asynchronous sequential logic circuit based on design of clock signal. According to the state transition regulation of the circuit, it only designs the clock signal for each flip-flop in the circuit and makes it realizes the logic function demanded. This method aviods looking for the circuit's state and excitation functions.
Key concepts: Asynchronous circuit, Clock signal, Synchronous circuit, Asynchronous communication, Sequential logic, Asynchronous system, Computer science, SIGNAL (programming language)