Design the FIR filter based on FPGA
Xiao Tie-jun
Abstract
Xiao Tie-jun
Abstract
This paper presentes a method to design the FIR filter based on FPGA which using Dsp Builder as designed tool.It introduces three ways to modeling the filter on DSP Builder and compares their characteristic, then an high step FIR filter was established with the best way.Arithmetic simulation on DSP Builder and function simulation on Modelsim were implemented and the simulation result prove the correctness and feasibility of this design effectively.It shows that this design flow is fast and flexible.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presentes a method to design the FIR filter based on FPGA which using Dsp Builder as designed tool.It introduces three ways to modeling the filter on DSP Builder and compares their characteristic, then an high step FIR filter was established with the best way.Arithmetic simulation on DSP Builder and function simulation on Modelsim were implemented and the simulation result prove the correctness and feasibility of this design effectively.It shows that this design flow is fast and flexible.
Key concepts: ModelSim, Computer science, Digital signal processing, Field-programmable gate array, Correctness, Finite impulse response, Filter (signal processing), Computer hardware