2010Microcomputer InformationRequires access

Design the FIR filter based on FPGA

Xiao Tie-jun

Open publisher page 0 citations

Abstract

This paper presentes a method to design the FIR filter based on FPGA which using Dsp Builder as designed tool.It introduces three ways to modeling the filter on DSP Builder and compares their characteristic, then an high step FIR filter was established with the best way.Arithmetic simulation on DSP Builder and function simulation on Modelsim were implemented and the simulation result prove the correctness and feasibility of this design effectively.It shows that this design flow is fast and flexible.

About this research paper

What this paper is about

This paper presentes a method to design the FIR filter based on FPGA which using Dsp Builder as designed tool.It introduces three ways to modeling the filter on DSP Builder and compares their characteristic, then an high step FIR filter was established with the best way.Arithmetic simulation on DSP Builder and function simulation on Modelsim were implemented and the simulation result prove the correctness and feasibility of this design effectively.It shows that this design flow is fast and flexible.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper presentes a method to design the FIR filter based on FPGA which using Dsp Builder as designed tool.It introduces three ways to modeling the filter on DSP Builder and compares their characteristic, then an high step FIR filter was established with the best way.Arithmetic simulation on DSP Builder and function simulation on Modelsim were implemented and the simulation result prove the correctness and feasibility of this design effectively.It shows that this design flow is fast and flexible.

Key concepts: ModelSim, Computer science, Digital signal processing, Field-programmable gate array, Correctness, Finite impulse response, Filter (signal processing), Computer hardware

Related papers

Back to paper searchBrowse research topicsOriginal source
Design the FIR filter based on FPGA — Research Paper | ScholarLens