2003Unpublished venueRequires access

Research and Desigh of Parallel Adders

AN Yin-long

Open publisher page 0 citations

Abstract

This paper introduces the design method of parallel adder. On the basis we design an adder by the adoption of carry skip algorithm with carry strength signals and implement,through logic synthesis and layout. Analyses and comparisons show this addet is better than carry lookahead adder in speed,power dissipation and area.

About this research paper

What this paper is about

This paper introduces the design method of parallel adder. On the basis we design an adder by the adoption of carry skip algorithm with carry strength signals and implement,through logic synthesis and layout. Analyses and comparisons show this addet is better than carry lookahead adder in speed,power dissipation and area.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper introduces the design method of parallel adder. On the basis we design an adder by the adoption of carry skip algorithm with carry strength signals and implement,through logic synthesis and layout. Analyses and comparisons show this addet is better than carry lookahead adder in speed,power dissipation and area.

Key concepts: Adder, Carry (investment), Carry-save adder, Serial binary adder, Computer science, Dissipation, Arithmetic, Power (physics)

Related papers

Back to paper searchBrowse research topicsOriginal source
Research and Desigh of Parallel Adders — Research Paper | ScholarLens