Digital Beam Forming Based on PDLMS Algorithm and Its Implementation Using FPGA
Fan Yu
Abstract
Fan Yu
Abstract
A new digital beam forming (DBF) method is proposed. It combines the parallel delay LMS (PDLMS) algorithm and the field programmable gate array (FPGA). To realize the adaptive digital beam forming module in hardware, VHSIC hardware description language(VHDL) is used to implement the algorithm in FPGA. Some simulations and analyses of hardware resource verify the feasibility and results show that the method is easy to be realized and has a simple structure.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new digital beam forming (DBF) method is proposed. It combines the parallel delay LMS (PDLMS) algorithm and the field programmable gate array (FPGA). To realize the adaptive digital beam forming module in hardware, VHSIC hardware description language(VHDL) is used to implement the algorithm in FPGA. Some simulations and analyses of hardware resource verify the feasibility and results show that the method is easy to be realized and has a simple structure.
Key concepts: VHDL, Field-programmable gate array, Computer science, Hardware description language, Computer hardware, Gate array, Beam (structure), Simple (philosophy)