FPGA Verification of SDH ASIC
Yan Sha
Abstract
Yan Sha
Abstract
In the design of ASIC, the function verification with FPGA is of great importance and can't be omitted. This paper introduces the process of SDH VLSI verification with two chips of Altera FLEX10K serial FPGA, tells of the procedures of FPGA verification utilizing the EDA tools and ASIC design result and how to solve the problems in the verification.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In the design of ASIC, the function verification with FPGA is of great importance and can't be omitted. This paper introduces the process of SDH VLSI verification with two chips of Altera FLEX10K serial FPGA, tells of the procedures of FPGA verification utilizing the EDA tools and ASIC design result and how to solve the problems in the verification.
Key concepts: Application-specific integrated circuit, Field-programmable gate array, Computer science, FPGA prototype, Embedded system, Very-large-scale integration, Computer architecture, Computer hardware