2006Research & Progress of SSE Solid State ElectronicsRequires access

Design of Novel Digital Circuits Based on the Integration of RTD and CMOS

Fuhua Yang

Open publisher page 0 citations

Abstract

The novel digital circuits based on the integration of RTD and CMOS not only keep all the advantages of CMOS dynamic circuits, but also improve the speed, power dissipation, integration level and noise immunity to different extents. Programmable logic gate, 1-bit nanopipeline full adder and 4×4 nanopipeline array multiplier based on RTD-CMOS circuits are presented in this paper. The feasibility of above Si-based circuits is also discussed due to the lower PVCR value of Si-based RTD devices currently.

About this research paper

What this paper is about

The novel digital circuits based on the integration of RTD and CMOS not only keep all the advantages of CMOS dynamic circuits, but also improve the speed, power dissipation, integration level and noise immunity to different extents. Programmable logic gate, 1-bit nanopipeline full adder and 4×4 nanopipeline array multiplier based on RTD-CMOS circuits are presented in this paper. The feasibility of above Si-based circuits is also discussed due to the lower PVCR value of Si-based RTD devices currently.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The novel digital circuits based on the integration of RTD and CMOS not only keep all the advantages of CMOS dynamic circuits, but also improve the speed, power dissipation, integration level and noise immunity to different extents. Programmable logic gate, 1-bit nanopipeline full adder and 4×4 nanopipeline array multiplier based on RTD-CMOS circuits are presented in this paper. The feasibility of above Si-based circuits is also discussed due to the lower PVCR value of Si-based RTD devices currently.

Key concepts: CMOS, Electronic circuit, Electronic engineering, Integrated injection logic, Noise immunity, Adder, Digital electronics, Dissipation

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of Novel Digital Circuits Based on the Integration of RTD and CMOS — Research Paper | ScholarLens