A Case Study of Timing Constraint Strategy Applying to Static Timing Analysis in SoC Design

This paper presents the principle of Static Timing Analysis, and presents a case study of the timing constraint strategies applying to an audi SoC(system on chip). These strategies are used to resolve clock definition, multi-clock domain and other critical problems. The result shows that timing requirements have been well met by STA, which is more effective than dynamic verification method.