A Low-power Design for gshare Branch Predictor

Power and performance are both the important design issues in high-end embedded computing system. Based on the microarchitecture of dynamic branch predictor used in deep-pipelined processor, this paper proposes a method to reduce the power of gshare branch predictor using banking technique and explores the relationship among predictor's size, number of banks and predictor's area/power.