Implementation of float number operation on CPLD/FPGA chip by VHDL
Zhou Wei-xuan
Abstract
Zhou Wei-xuan
Abstract
A method of float number addition and multiplication operations implemented on CPLD/FPGA chip is introduced. the addition and multiplication operation of 6-bits real sequence has been implemented on the hardware platform of FLEX10K by using VHDL and Maxplus II software tool.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A method of float number addition and multiplication operations implemented on CPLD/FPGA chip is introduced. the addition and multiplication operation of 6-bits real sequence has been implemented on the hardware platform of FLEX10K by using VHDL and Maxplus II software tool.
Key concepts: VHDL, Complex programmable logic device, Field-programmable gate array, Computer science, Multiplication (music), Float (project management), Software, Embedded system