ScholarLens Back to search
2006•Information technology newsletterRequires access

A high speed FIR filter design based on MATLAB and FPGA device

Yan Sun

Open publisher page 0 citations

Abstract

FIR filter is a basic processing unit for digital signal in common use.This paper presents a scheme which is designed with a FIR filter of high linear phase and can effectively realized in FPGA.This structure is made into effect by a rational division of the high-speed multiplier and recoganization in Wallace adder array tree with the aide of pipelining technology.The orders and the coefficients of the filter may flexibly be tuned,and it may suit to versatile applications.It is a better scheme for designing high speed digital filter through the programming and debugging.

About this research paper

What this paper is about

FIR filter is a basic processing unit for digital signal in common use.This paper presents a scheme which is designed with a FIR filter of high linear phase and can effectively realized in FPGA.This structure is made into effect by a rational division of the high-speed multiplier and recoganization in Wallace adder array tree with the aide of pipelining technology.The orders and the coefficients of the filter may flexibly be tuned,and it may suit to versatile applications.It is a better scheme for designing high speed digital filter through the programming and debugging.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

FIR filter is a basic processing unit for digital signal in common use.This paper presents a scheme which is designed with a FIR filter of high linear phase and can effectively realized in FPGA.This structure is made into effect by a rational division of the high-speed multiplier and recoganization in Wallace adder array tree with the aide of pipelining technology.The orders and the coefficients of the filter may flexibly be tuned,and it may suit to versatile applications.It is a better scheme for designing high speed digital filter through the programming and debugging.

Key concepts: Computer science, Field-programmable gate array, Multiplier (economics), Adder, Debugging, Finite impulse response, Half-band filter, Filter (signal processing)

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
A high speed FIR filter design based on MATLAB and FPGA device — Research Paper | ScholarLens