Design of gigabit ethernet interface based on FPGA
Xiaobo Zhou
Abstract
Xiaobo Zhou
Abstract
The design of Gigabit ethernet interface based on FPGA is accomplished by using technology of SOPC and embedded system in this thesis in order to improve the ethernet data transmission speed,the whole project consists of the construction of hardware and configuration of software according to the SOPC technology of the development process.The transmission rate is increased to 1000M in this design,having certain reference value for engineering practice.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The design of Gigabit ethernet interface based on FPGA is accomplished by using technology of SOPC and embedded system in this thesis in order to improve the ethernet data transmission speed,the whole project consists of the construction of hardware and configuration of software according to the SOPC technology of the development process.The transmission rate is increased to 1000M in this design,having certain reference value for engineering practice.
Key concepts: Gigabit Ethernet, Embedded system, Ethernet, Carrier Ethernet, Field-programmable gate array, Network interface controller, ATA over Ethernet, Interface (matter)