Design and implementation of FPGA verification platform for a programmable vertex processing unit
Shi Hong-sheng
Abstract
Shi Hong-sheng
Abstract
To process the functional verification and performance evaluation for a programmable vertex processing unit which was designed for mobile devices,a SoPC-based FPGA verification platform was proposed.A number of vertex processing unit programs on the platform had been run using software/hardware co-verification methods.The experimental results show that the verification platform can effectively verify the functions of the vertex processing unit and is suitable for verifying the other modules of the 3D graphics accelerator.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
To process the functional verification and performance evaluation for a programmable vertex processing unit which was designed for mobile devices,a SoPC-based FPGA verification platform was proposed.A number of vertex processing unit programs on the platform had been run using software/hardware co-verification methods.The experimental results show that the verification platform can effectively verify the functions of the vertex processing unit and is suitable for verifying the other modules of the 3D graphics accelerator.
Key concepts: Field-programmable gate array, Computer science, Vertex (graph theory), Graphics processing unit, Embedded system, Software, Computer hardware, Hardware acceleration