ScholarLens Back to search
2011•Journal of Hebei University of TechnologyRequires access

Design and implementation of fast single-precision floating-point arithmetic unit

Hongdong Zhao

Open publisher page 0 citations

Abstract

It is the trend to adopt the Floating-point Unit(FPU)in the structure of CPU.A fast single precision floating point arithmetic unit is proposed and realized based on the FPGA.Pipelining and parallel processing are applied to the arithmetic unit,so that floating point operation speed has been significantly improved.The successful simulation results on QUARTUSII 7.1 show that the arithmetic unit can operate at 40.5 MHz clock frequency and complete all kinds of addition,subtraction,multiplication and division operations quickly and accurately.

About this research paper

What this paper is about

It is the trend to adopt the Floating-point Unit(FPU)in the structure of CPU.A fast single precision floating point arithmetic unit is proposed and realized based on the FPGA.Pipelining and parallel processing are applied to the arithmetic unit,so that floating point operation speed has been significantly improved.The successful simulation results on QUARTUSII 7.1 show that the arithmetic unit can operate at 40.5 MHz clock frequency and complete all kinds of addition,subtraction,multiplication and division operations quickly and accurately.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

It is the trend to adopt the Floating-point Unit(FPU)in the structure of CPU.A fast single precision floating point arithmetic unit is proposed and realized based on the FPGA.Pipelining and parallel processing are applied to the arithmetic unit,so that floating point operation speed has been significantly improved.The successful simulation results on QUARTUSII 7.1 show that the arithmetic unit can operate at 40.5 MHz clock frequency and complete all kinds of addition,subtraction,multiplication and division operations quickly and accurately.

Key concepts: Floating-point unit, Single-precision floating-point format, Floating point, Saturation arithmetic, Arithmetic logic unit, Arithmetic, Double-precision floating-point format, Multiplication (music)

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design and implementation of fast single-precision floating-point arithmetic unit — Research Paper | ScholarLens