Research on the Problems of Designing Digital Clock Based on FPGA
Yingjie Jiang
Abstract
Yingjie Jiang
Abstract
This paper introduced a circuit structure of forming multifunctional electronic clock and a method of implementing hardware designed by using VHDL and a FPGA device.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper introduced a circuit structure of forming multifunctional electronic clock and a method of implementing hardware designed by using VHDL and a FPGA device.
Key concepts: Field-programmable gate array, Digital clock manager, Computer science, Digital clock, Embedded system, Computer architecture, Clock skew, Telecommunications