Xiaoping Zhang
Abstract
The theory and method to realize FIR filter using Distributed Arithmetic based on FPGA is presented.A 4-order FIR filter is designed using DSP Builder,and simulated with QuartusII.The hardware simulation result shows the designed FIR filter is correct.And the FIR filter is designed based on FPGA using the tool of IP Core.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The theory and method to realize FIR filter using Distributed Arithmetic based on FPGA is presented.A 4-order FIR filter is designed using DSP Builder,and simulated with QuartusII.The hardware simulation result shows the designed FIR filter is correct.And the FIR filter is designed based on FPGA using the tool of IP Core.
Key concepts: Finite impulse response, Field-programmable gate array, Filter (signal processing), Computer science, Digital signal processing, Computer hardware, Filter design, Digital filter