Sun Guang-fu
Abstract
In this paper,the specification and timing requirement of I 2C bus are introduced in detail,and an I 2C bus controller for the SAA7111A is designed.The hardware IP core based on FPGA for the full function I 2C bus controller is implemented in VHDL,and an application result is given.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper,the specification and timing requirement of I 2C bus are introduced in detail,and an I 2C bus controller for the SAA7111A is designed.The hardware IP core based on FPGA for the full function I 2C bus controller is implemented in VHDL,and an application result is given.
Key concepts: Computer science, Field-programmable gate array, VHDL, Control bus, Embedded system, Controller (irrigation), System bus, CAN bus