A CMOS Operational Amplifier with High PSRR
Ruzhang Li
Abstract
Ruzhang Li
Abstract
The reason why the conventional basic two-stage CMOS operational amplifier has a low PSRR was analyzed.A method to improve PSRR only by modifying bias structure was presented.The opamp was simulated based on 0.35 μm standard CMOS technology in Cadence environment.Results showed that the circuit had a 20 dB increase in PSRR over a wide range of frequencies,compared with the conventional basic two-stage CMOS opamp.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The reason why the conventional basic two-stage CMOS operational amplifier has a low PSRR was analyzed.A method to improve PSRR only by modifying bias structure was presented.The opamp was simulated based on 0.35 μm standard CMOS technology in Cadence environment.Results showed that the circuit had a 20 dB increase in PSRR over a wide range of frequencies,compared with the conventional basic two-stage CMOS opamp.
Key concepts: Power supply rejection ratio, Operational amplifier, CMOS, Electronic engineering, Electrical engineering, Cadence, Engineering, Computer science