Hardware Architecture for Fast Decoding Implementation of Errors-and-Erasures Correcting Reed-Solomon Codes
LI Shui-ping
Abstract
LI Shui-ping
Abstract
In this paper the authors first introduce fundamental theory of RS decoding,describe the novel Inverse-Free Berlekamp-Massey decoding algorithm for Reed-Solomon Codes, and develop this decoding algorithm.Finally,the authors apply the developed algorithm for Errors-and-Erasures correcting Reed-Solomon decoding, and give the hardware architecture for decoding implementation.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper the authors first introduce fundamental theory of RS decoding,describe the novel Inverse-Free Berlekamp-Massey decoding algorithm for Reed-Solomon Codes, and develop this decoding algorithm.Finally,the authors apply the developed algorithm for Errors-and-Erasures correcting Reed-Solomon decoding, and give the hardware architecture for decoding implementation.
Key concepts: Berlekamp–Welch algorithm, Decoding methods, List decoding, Sequential decoding, Reed–Solomon error correction, Computer science, Algorithm, Error detection and correction