Research and design of embedded general image enhancement chip
Renfa Li
Abstract
Renfa Li
Abstract
A new technique of design and implemention of embedded general image enhancement chip is introduced in the paper.The chip helps microprocessor finish displaying task and lightens the work burden of microprocessor,it not only increases the speed of image processing but also improves the system’s response and real-time.This image enhancement chip has general control bus,data bus and address bus,it can communicate with different embedded microprocessor,and can be direct accessed by the microprocessor as parts of microprocessor’addressing space.The system of the chip is analyzed,and the function of each module is discussed in detail.It is verified on FPGA,the result is proved that the design achieves the goals expected.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new technique of design and implemention of embedded general image enhancement chip is introduced in the paper.The chip helps microprocessor finish displaying task and lightens the work burden of microprocessor,it not only increases the speed of image processing but also improves the system’s response and real-time.This image enhancement chip has general control bus,data bus and address bus,it can communicate with different embedded microprocessor,and can be direct accessed by the microprocessor as parts of microprocessor’addressing space.The system of the chip is analyzed,and the function of each module is discussed in detail.It is verified on FPGA,the result is proved that the design achieves the goals expected.
Key concepts: Microprocessor, Computer science, Chip, Embedded system, Computer hardware, Image (mathematics), Field-programmable gate array, Task (project management)