2013Journal of Henan Normal UniversityRequires access

Design and Implementation of Beidou B1I Signal Code Module on FPGA

Gao Minghu

Open publisher page 0 citations

Abstract

The code moudle of Beidou B1Isignal was designed based on FPGA technology,and the working principle,parameter design of the module and the detailed design of each module were described.The code NCO,the code generate and the code slipping were designed by using modular design.All the designs of code module were implemented in Verilog language on FPGA.The simulation results show that Beidou B1Isignal can be generated efficient by this metoil.The error of code tracking frequency is 9mHz.The code phase error is 1/2chip.It shows that the positive result laid a good foundation for the development of correlator chip of Beidou receiver.

About this research paper

What this paper is about

The code moudle of Beidou B1Isignal was designed based on FPGA technology,and the working principle,parameter design of the module and the detailed design of each module were described.The code NCO,the code generate and the code slipping were designed by using modular design.All the designs of code module were implemented in Verilog language on FPGA.The simulation results show that Beidou B1Isignal can be generated efficient by this metoil.The error of code tracking frequency is 9mHz.The code phase error is 1/2chip.It shows that the positive result laid a good foundation for the development of correlator chip of Beidou receiver.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The code moudle of Beidou B1Isignal was designed based on FPGA technology,and the working principle,parameter design of the module and the detailed design of each module were described.The code NCO,the code generate and the code slipping were designed by using modular design.All the designs of code module were implemented in Verilog language on FPGA.The simulation results show that Beidou B1Isignal can be generated efficient by this metoil.The error of code tracking frequency is 9mHz.The code phase error is 1/2chip.It shows that the positive result laid a good foundation for the development of correlator chip of Beidou receiver.

Key concepts: Computer science, Field-programmable gate array, Code (set theory), Verilog, Computer hardware, Modular design, Embedded system, Chip

Related papers

Back to paper searchBrowse research topicsOriginal source
Design and Implementation of Beidou B1I Signal Code Module on FPGA — Research Paper | ScholarLens