The Implementation and Verification of RS(255, 223) Decoder According to CCSDS Specification
SHI Junfeng, WANG Yu, SUN Huixian
Abstract
SHI Junfeng, WANG Yu, SUN Huixian
Abstract
A RS (Reed-Solomon) code is an excellent linear cyclic block code in the error control field. It has found widespread use in deep space exploration and has been adopted by the spatial organizations such as CCSDS, NASA, ESA for its powerful random and burst error correcting ability. The research project adopts a new reformulated inversionless BM (Berlekamp-Massey) algorithm to fulfill a RS(255, 223) decoder according to CCSDS specification. In this paper, the algorithm, verification method and the verification platform based on PCI bus interface of the RS(255, 223) decoder have been introduced. The experiment result and the comparison of the theoretic and testing error probability of the decoder have been mentioned. The test result proves the complexity of the proposed decoder is only about 180 000 gates and has a throughput of 400 Mbps using FPGA. The error correcting ability of the decoder is normal.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A RS (Reed-Solomon) code is an excellent linear cyclic block code in the error control field. It has found widespread use in deep space exploration and has been adopted by the spatial organizations such as CCSDS, NASA, ESA for its powerful random and burst error correcting ability. The research project adopts a new reformulated inversionless BM (Berlekamp-Massey) algorithm to fulfill a RS(255, 223) decoder according to CCSDS specification. In this paper, the algorithm, verification method and the verification platform based on PCI bus interface of the RS(255, 223) decoder have been introduced. The experiment result and the comparison of the theoretic and testing error probability of the decoder have been mentioned. The test result proves the complexity of the proposed decoder is only about 180 000 gates and has a throughput of 400 Mbps using FPGA. The error correcting ability of the decoder is normal.
Key concepts: Computer science, Error detection and correction, Field-programmable gate array, Soft-decision decoder, Throughput, Algorithm, Burst error, Decoding methods