ScholarLens Back to search
2006•Ceramic Research and Vocational EducationRequires access

The Emulation Utility of VHDL in EDA

Zhen Li-chang

Open publisher page 0 citations

Abstract

This paper simply talks about the technoology of EDA and analyses the language of VHDL and its basic characteristics.It introduces the emulation utility of VHDL language in circuit design by a simple example and works out the functional wave form.

About this research paper

What this paper is about

This paper simply talks about the technoology of EDA and analyses the language of VHDL and its basic characteristics.It introduces the emulation utility of VHDL language in circuit design by a simple example and works out the functional wave form.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper simply talks about the technoology of EDA and analyses the language of VHDL and its basic characteristics.It introduces the emulation utility of VHDL language in circuit design by a simple example and works out the functional wave form.

Key concepts: Emulation, VHDL, Computer science, Computer architecture, Hardware description language, Simple (philosophy), Programming language, Hardware emulation

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
The Emulation Utility of VHDL in EDA — Research Paper | ScholarLens