2013•Computer and Digital EngineeringRequires access

FPGA Dynamic Partial Reconfiguration on SDR

Zhang Wei

Open publisher page 0 citations

Abstract

The article introduces FPGA dynamic partial reconfiguration(DPR) technology and its broad-ranged application in field of SDR briefly.The following sections demonstrate the FPGA DPR implementation based on a wave process module with a hardware architecture,that FreeScale PowerPC cor-works with the MicroBlaze on FPGA.

About this research paper

What this paper is about

The article introduces FPGA dynamic partial reconfiguration(DPR) technology and its broad-ranged application in field of SDR briefly.The following sections demonstrate the FPGA DPR implementation based on a wave process module with a hardware architecture,that FreeScale PowerPC cor-works with the MicroBlaze on FPGA.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The article introduces FPGA dynamic partial reconfiguration(DPR) technology and its broad-ranged application in field of SDR briefly.The following sections demonstrate the FPGA DPR implementation based on a wave process module with a hardware architecture,that FreeScale PowerPC cor-works with the MicroBlaze on FPGA.

Key concepts: MicroBlaze, PowerPC, Field-programmable gate array, Control reconfiguration, Computer science, Embedded system, Process (computing), FPGA prototype

Related papers

Back to paper searchBrowse research topicsOriginal source
FPGA Dynamic Partial Reconfiguration on SDR — Research Paper | ScholarLens