FPGA Dynamic Partial Reconfiguration on SDR
Zhang Wei
Abstract
Zhang Wei
Abstract
The article introduces FPGA dynamic partial reconfiguration(DPR) technology and its broad-ranged application in field of SDR briefly.The following sections demonstrate the FPGA DPR implementation based on a wave process module with a hardware architecture,that FreeScale PowerPC cor-works with the MicroBlaze on FPGA.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The article introduces FPGA dynamic partial reconfiguration(DPR) technology and its broad-ranged application in field of SDR briefly.The following sections demonstrate the FPGA DPR implementation based on a wave process module with a hardware architecture,that FreeScale PowerPC cor-works with the MicroBlaze on FPGA.
Key concepts: MicroBlaze, PowerPC, Field-programmable gate array, Control reconfiguration, Computer science, Embedded system, Process (computing), FPGA prototype