A Method to Improve the Phase Noise of Frequency Synthesizer Based on PLL
Naichang Yuan
Abstract
Naichang Yuan
Abstract
The synthesizer,based on digital phase-locked loop(DPLL),has wide yang application in modern electronic technology,shch as communication,radar etc.To reduce phase noise of microwave-band frequency synthesizer,the paper introduces the method of frequency conversion and phase-lock.Then,the compatible loop filter is designed.Finally,the results of experiments prove the phase noise of frequency conversion and phase-locked synthesizer is greatly lower than that of direct phase-ocked synthesizer.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The synthesizer,based on digital phase-locked loop(DPLL),has wide yang application in modern electronic technology,shch as communication,radar etc.To reduce phase noise of microwave-band frequency synthesizer,the paper introduces the method of frequency conversion and phase-lock.Then,the compatible loop filter is designed.Finally,the results of experiments prove the phase noise of frequency conversion and phase-locked synthesizer is greatly lower than that of direct phase-ocked synthesizer.
Key concepts: Phase-locked loop, Frequency synthesizer, Direct digital synthesizer, Phase noise, DPLL algorithm, PLL multibit, Electronic engineering, Noise (video)