2004Journal of Hefei University of TechnologyRequires access

Design of 16-bit carry look-ahead adder

Lin Chen

Open publisher page 0 citations

Abstract

A computer is comprised of some logic parts which have serial logic functions,and the adder is one of the combine logic circuits. In order to improve the traditional adder circuit,based on the carry look-ahead technology, a new design of carry look-ahead chain is presented so that the low speed of serial adders and the less carry capacity of the pure carry look-ahead adder can be overcome. Thus the optimum compute speed can be achieved in the real circuit. Based on the presented idea, the excellent random bit adder can be deduced.

About this research paper

What this paper is about

A computer is comprised of some logic parts which have serial logic functions,and the adder is one of the combine logic circuits. In order to improve the traditional adder circuit,based on the carry look-ahead technology, a new design of carry look-ahead chain is presented so that the low speed of serial adders and the less carry capacity of the pure carry look-ahead adder can be overcome. Thus the optimum compute speed can be achieved in the real circuit. Based on the presented idea, the excellent random bit adder can be deduced.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A computer is comprised of some logic parts which have serial logic functions,and the adder is one of the combine logic circuits. In order to improve the traditional adder circuit,based on the carry look-ahead technology, a new design of carry look-ahead chain is presented so that the low speed of serial adders and the less carry capacity of the pure carry look-ahead adder can be overcome. Thus the optimum compute speed can be achieved in the real circuit. Based on the presented idea, the excellent random bit adder can be deduced.

Key concepts: Adder, Carry (investment), Serial binary adder, Carry-save adder, Computer science, Arithmetic, Look-ahead, Bit (key)

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of 16-bit carry look-ahead adder — Research Paper | ScholarLens