Fast Dynamic Reconfiguration of FPGA Based on CPLD
LI Yan-chun
Abstract
LI Yan-chun
Abstract
With the wide application of FPGA,its functions are becoming more and more,and its dynamic reconfiguration design becomes more and more important.Based on analysing the configuration flow and timing sequence of VertexⅡPro series FPGA,the method of fast dynamic reconfiguring FPGA with CPLD is introduced,which can fulfill the online dynamic reconfiguration of various FPGA software versions.This solution has been successfully applied in projects.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
With the wide application of FPGA,its functions are becoming more and more,and its dynamic reconfiguration design becomes more and more important.Based on analysing the configuration flow and timing sequence of VertexⅡPro series FPGA,the method of fast dynamic reconfiguring FPGA with CPLD is introduced,which can fulfill the online dynamic reconfiguration of various FPGA software versions.This solution has been successfully applied in projects.
Key concepts: Control reconfiguration, Field-programmable gate array, Complex programmable logic device, Computer science, Embedded system, Design flow, Reconfigurable computing, FPGA prototype