Reconfigurable High-speed Ethernet Data Acquisition Platform Design
Pan Wu
Abstract
Pan Wu
Abstract
The design of the hardware and software reconfigurable platform for data acquisition based on the ARM and FPGA was presented.For the hardware,the design of the multi-functional interface between the ARM and FPGA was completed,and using the network,the remote reconfigurate FPGA was implemented.For the software design,the drive of FPGA and Networks,FPGA configuration procedures on Linux OS,have been accomplished,and the data acquired from FPGA transmits on high-speed through the Ethernet have been accomplished too. The correctness of the platform design have been verified through experiments.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The design of the hardware and software reconfigurable platform for data acquisition based on the ARM and FPGA was presented.For the hardware,the design of the multi-functional interface between the ARM and FPGA was completed,and using the network,the remote reconfigurate FPGA was implemented.For the software design,the drive of FPGA and Networks,FPGA configuration procedures on Linux OS,have been accomplished,and the data acquired from FPGA transmits on high-speed through the Ethernet have been accomplished too. The correctness of the platform design have been verified through experiments.
Key concepts: Field-programmable gate array, Ethernet, Embedded system, Computer science, Correctness, FPGA prototype, Computer hardware, Software