ScholarLens Back to search
2013•Unpublished venueRequires access

New topology with reduced number of switches in asymmetrical cascaded multilevel inverter

Shweta Gautam, S. Pattnaik, Shubhrata Gupta, Varsha Singh

Open publisher page 12 citations

Abstract

Use of multilevel inverters has been increased rapidly in the recent years, due to its tremendous popularity in reduced voltage stress across power switches and low total harmonic distortion in output waveform. Various topology of multilevel inverter has been proposed. In this paper a new nine level single phase multilevel inverter topology has been presented and comparison is made between proposed topology and conventional topology and then the generalize form is presented. Multi-carrier pulse width modulation technique has been adopted for switching purpose. The output voltage THD for 9-level inverter is 6.2% and for 27-level inverter is 2.68%, whereas the output current THD for 9-level inverter is 2.01% and for 27-level inverter is 0.92%. The simulation results are based on MATLAB/SIMULINK software.

About this research paper

What this paper is about

Use of multilevel inverters has been increased rapidly in the recent years, due to its tremendous popularity in reduced voltage stress across power switches and low total harmonic distortion in output waveform. Various topology of multilevel inverter has been proposed. In this paper a new nine level single phase multilevel inverter topology has been presented and comparison is made between proposed topology and conventional topology and then the generalize form is presented. Multi-carrier pulse width modulation technique has been adopted for switching purpose. The output voltage THD for 9-level inverter is 6.2% and for 27-level inverter is 2.68%, whereas the output current THD for 9-level inverter is 2.01% and for 27-level inverter is 0.92%. The simulation results are based on MATLAB/SIMULINK software.

Why it matters

OpenAlex reports 12 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Use of multilevel inverters has been increased rapidly in the recent years, due to its tremendous popularity in reduced voltage stress across power switches and low total harmonic distortion in output waveform. Various topology of multilevel inverter has been proposed. In this paper a new nine level single phase multilevel inverter topology has been presented and comparison is made between proposed topology and conventional topology and then the generalize form is presented. Multi-carrier pulse width modulation technique has been adopted for switching purpose. The output voltage THD for 9-level inverter is 6.2% and for 27-level inverter is 2.68%, whereas the output current THD for 9-level inverter is 2.01% and for 27-level inverter is 0.92%. The simulation results are based on MATLAB/SIMULINK software.

Key concepts: Topology (electrical circuits), Computer science, Inverter, Mathematics, Engineering, Electrical engineering, Voltage, Combinatorics

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
New topology with reduced number of switches in asymmetrical cascaded multilevel inverter — Research Paper | ScholarLens