Variants of Topology Editing Strategy in the Subsystem of Printed Circuit Boards Manufacturability Improvement
Roman Panchak, Konstantyn Kolesnyk, Marian Lobur
Abstract
Roman Panchak, Konstantyn Kolesnyk, Marian Lobur
Abstract
This paper focuses on the variants of printed circuit boards topology editing strategies implemented in the subsystem of automatic printed circuit boards topology editing. Depending on the requirements for printed circuit board topology, a subsystem user can create variants of editing strategies in order to minimize the amount of the technologically justified places with a minimum clearance between the elements of the topology.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper focuses on the variants of printed circuit boards topology editing strategies implemented in the subsystem of automatic printed circuit boards topology editing. Depending on the requirements for printed circuit board topology, a subsystem user can create variants of editing strategies in order to minimize the amount of the technologically justified places with a minimum clearance between the elements of the topology.
Key concepts: Design for manufacturability, Printed circuit board, Topology (electrical circuits), Computer science, 3d printed, Electronic circuit, Network topology, Engineering