A wideband frequency synthesizer with VCO and AFC co-design for fast calibration
Liheng Lou, Lingling Sun, Haijun Gao, Haiting Zhan
Abstract
Liheng Lou, Lingling Sun, Haijun Gao, Haiting Zhan
Abstract
A wideband fractional- N frequency synthesizer is implemented in a 65 nm CMOS process. It employs a wideband LC voltage-controlled oscillator (VCO) with optimized VCO gain ( K VCO ) and a sub-band step to improve automatic frequency calibration (AFC) efficiency at negligible expense of phase noise performance. An agile AFC is realized by direct mapping based on the division ratio, and optional redundant counting and comparing calibration is introduced accommodating PVT variations, which samples the reference clock using the prescaled VCO output as a discriminating clock. A charge pump with switched charging current is adopted to compensate for the loop bandwidth variation. Measurement results show this directly-mapped AFC locates the target sub-band in 100 ns and only needs 1.2 μs for redundant calibration. The frequency synthesizer spans a frequency range from 0.62 to 1.52 GHz, with phase noise of −86 dBc/Hz at 10 kHz offset and −122 dBc/Hz at 1 MHz offset while consuming 9.76 mA from a 1.2 V supply.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A wideband fractional- N frequency synthesizer is implemented in a 65 nm CMOS process. It employs a wideband LC voltage-controlled oscillator (VCO) with optimized VCO gain ( K VCO ) and a sub-band step to improve automatic frequency calibration (AFC) efficiency at negligible expense of phase noise performance. An agile AFC is realized by direct mapping based on the division ratio, and optional redundant counting and comparing calibration is introduced accommodating PVT variations, which samples the reference clock using the prescaled VCO output as a discriminating clock. A charge pump with switched charging current is adopted to compensate for the loop bandwidth variation. Measurement results show this directly-mapped AFC locates the target sub-band in 100 ns and only needs 1.2 μs for redundant calibration. The frequency synthesizer spans a frequency range from 0.62 to 1.52 GHz, with phase noise of −86 dBc/Hz at 10 kHz offset and −122 dBc/Hz at 1 MHz offset while consuming 9.76 mA from a 1.2 V supply.
Key concepts: Voltage-controlled oscillator, dBc, Wideband, Phase noise, Frequency synthesizer, Offset (computer science), Phase-locked loop, Electronic engineering