2008Unpublished venueRequires access

A compact DSP architecture for digital audio

Changwon Ryu, Hyung-Bae Park, Jusung Park, Kangjoo Kim

Open publisher page 1 citations

Abstract

This paper describes the architecture and design procedure of a DSP (Digital Signal Processor) for the digital audio applications. The suggested DSP has fixed 24bit data structure, 6 stage pipeline, and 125 instructions. Some of the instructions are specially designed for the audio signal processing. The designed DSP has been verified by comparing the results from CBS (Cycle based Simulator) and those of HDL simulation through the single instruction set test, the instruction combination test, and real audio applications. Finally, we confirm by the HDL simulation that the DSP carried out successfully out ADPCM and MPEG-2 AAC decoding algorithm.

About this research paper

What this paper is about

This paper describes the architecture and design procedure of a DSP (Digital Signal Processor) for the digital audio applications. The suggested DSP has fixed 24bit data structure, 6 stage pipeline, and 125 instructions. Some of the instructions are specially designed for the audio signal processing. The designed DSP has been verified by comparing the results from CBS (Cycle based Simulator) and those of HDL simulation through the single instruction set test, the instruction combination test, and real audio applications. Finally, we confirm by the HDL simulation that the DSP carried out successfully out ADPCM and MPEG-2 AAC decoding algorithm.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper describes the architecture and design procedure of a DSP (Digital Signal Processor) for the digital audio applications. The suggested DSP has fixed 24bit data structure, 6 stage pipeline, and 125 instructions. Some of the instructions are specially designed for the audio signal processing. The designed DSP has been verified by comparing the results from CBS (Cycle based Simulator) and those of HDL simulation through the single instruction set test, the instruction combination test, and real audio applications. Finally, we confirm by the HDL simulation that the DSP carried out successfully out ADPCM and MPEG-2 AAC decoding algorithm.

Key concepts: Digital signal processing, Computer science, Pipeline (software), Audio signal processing, Digital audio, Instruction set, Digital signal processor, Computer hardware

Related papers

Back to paper searchBrowse research topicsOriginal source
A compact DSP architecture for digital audio — Research Paper | ScholarLens