2012Unpublished venueRequires access

32-Bit Risc Processor For Computer Architecture

Bighneswar Panda, B. Vijay Bhaskar, R. Surya Prakash

Open publisher page 1 citations

Abstract

Now a days computers are used everywhere in our day to day lives ranging from electronics instruments to industrial process automation. Due to complexity of new applications computer engineers use embedded systems to develop high performance technological systems which can achieve high speed processing while used as hardware resources efficiently. To develop embedded systems, it is necessary to know the basic operation of a computer system, which is generally composed of memory, a peripheral controller and a microprocessor. This work presents the design and implementation of a 32 bit RISC processor intended for computer architecture. This RISC processor should support a specific instruction set and its own assembly code with proper instruction format. The instruction set should have simplicity and robustness features. It is considered to be an effective solution for computer compression. Final circuit can be used as a soft core for FPGA embedded designs to control and automation applications.

About this research paper

What this paper is about

Now a days computers are used everywhere in our day to day lives ranging from electronics instruments to industrial process automation. Due to complexity of new applications computer engineers use embedded systems to develop high performance technological systems which can achieve high speed processing while used as hardware resources efficiently. To develop embedded systems, it is necessary to know the basic operation of a computer system, which is generally composed of memory, a peripheral controller and a microprocessor. This work presents the design and implementation of a 32 bit RISC processor intended for computer architecture. This RISC processor should support a specific instruction set and its own assembly code with proper instruction format. The instruction set should have simplicity and robustness features. It is considered to be an effective solution for computer compression. Final circuit can be used as a soft core for FPGA embedded designs to control and automation applications.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Now a days computers are used everywhere in our day to day lives ranging from electronics instruments to industrial process automation. Due to complexity of new applications computer engineers use embedded systems to develop high performance technological systems which can achieve high speed processing while used as hardware resources efficiently. To develop embedded systems, it is necessary to know the basic operation of a computer system, which is generally composed of memory, a peripheral controller and a microprocessor. This work presents the design and implementation of a 32 bit RISC processor intended for computer architecture. This RISC processor should support a specific instruction set and its own assembly code with proper instruction format. The instruction set should have simplicity and robustness features. It is considered to be an effective solution for computer compression. Final circuit can be used as a soft core for FPGA embedded designs to control and automation applications.

Key concepts: Computer science, Reduced instruction set computing, Computer architecture, Architecture, Bit (key), Embedded system, Computer hardware, Operating system

Related papers

Back to paper searchBrowse research topicsOriginal source
32-Bit Risc Processor For Computer Architecture — Research Paper | ScholarLens