1989•Unpublished venueRequires access
A 6 nsec CMOS EPLD with μW standby power
M.J. Allen
Open publisher page 0 citations
Abstract
A description is presented of a 28-pin CMOS EPROM (erasable programmable read-only memory)-based programmable logic device optimized for memory-address-decoding applications. A novel architecture provides high-speed operation at CMOS power levels. Reprogrammability and 100% testability of EPROM technology are added benefits. Active power is less than 25% of slower bipolar solutions, and die area is 74 mil2